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Parallel connection of single-switch three-phase 
power-factor correction converters for interleaved 
switching 
F.V.P. Robinson 
V. Ch U n kag 
Indexing terms: Converters, Interleuved switching 
Abstract: A circuit for the parallel connection of 
multiple high-frequency three-phase power-factor- 
correction converters is proposed which enables 
their input and output current ripple to be 
interleaved. Such interleaved operation 
substantially improves the composite power 
factor, line-current ripple and output-voltage 
ripple. The improvement is investigated by 
developing solutions to circuit state equations 
which allow the high-frequency content of the line 
current, as well as the low-order line-frequency 
harmonics, to be computed. Conclusions drawn 
from the computed results are verified 
experimentally using a 1 kW, two-stage, inter- 
leaved converter. 
1 Introduction 
Three-phase power-factor correction preregulators, 
when implemented with transistor converters compris- 
ing six fast switchidiode pairs [l,  21, give a high level of 
correction performance similar to that achievable with 
single-phase circuits. The switches of the three-phase 
converter are, however, only active for 50% of the line- 
frequency period, and the line currents are, at any 
instant, conducted by seriesiparallel combinations of 
three switches, rather than the one continually active 
switch commonly found in single-phase circuits. In con- 
sequence, the switch-utilisation-ratio (SUR) is about 
three times lower (see the Appendix, Section S.l), and a 
much higher power-semiconductor silicon-area must be 
used. The device cost associated with introducing 
power-factor correction into power-electronic systems 
with a three-phase input is therefore high. 
Other factors further increase the relative cost of 
three-phase power-factor correction preregulators. For 
example, more complex line-current sensing and con- 
trol systems are required since three line currents, 
rather than one, must be actively shaped and controlled 
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to regulate the converter output voltage. Also, the 
lower switching frequency potential of the high-voltage 
(i.e. z IOOOV) diodes and switches, increasingly IGBTs, 
which are required if the converter is to be operated 
directly from 380 to 4XOV supplies, generally limits the 
reduction in reactive component volume to well below 
that achievable in single-phase circuits. MOSFETs and 
resonant-switch circuits may be employed in single- 
phase circuits to allow operation at switching frequen- 
cies at least an order of magnitude higher because volt- 
age levels are generally lower and the switch position in 
the circuit facilitates their application. 
If only unidirectional power flow is required, the dis- 
advantages of the six-switch three-phase converter may 
be substantially overcome at the expense of some 
reduction in power-factor correction ability, by using 
the three-phase single-switch power-factor correction 
circuit highlighted in ]Fig. 1. In this circuit, the output 
voltage is regulated at a higher level than the peak 
input line-to-line voltage by closed-loop control of the 
switch duty cycle, and, provided the circuit is operated 
in the discontinuous inductor-current mode (DICM) at 
the appropriate constant duty cycle for a given input 
and output voltage combination, it naturally draws 
correctly phased discclntinuous line-current waveforms 
with phase-voltage envelopes (see Fig. 2) without the 
need for line-current sensing and closed-loop current 
control. Therefore, if the phase voltages are relatively 
well balanced and their distortion is low, power-factor 
correction above 0.95 is possible. 
From a power-semiconductor utilisation standpoint, 
the main advantages of the single-switch three-phase 
circuit are a 2 to 3 factor increase in switch SUR, 
inherent zero-current turn-on switching which elimi- 
nates the high turn-on switching loss associated with 
high-voltage freewheel-diode recovery, and the poten- 
tial to easily incorporate the resonant-switch circuits 
developed for single-phase circuits to reduce turn-off 
switching loss and noise. The increase in SUR over the 
six-switch converter arises because the three line cur- 
rents are controlled by a single switch which is continu- 
ally active throughout the line-frequency period. The 
SUR lies below that of the single-phase converter, 
despite the line-frequency related ripple in the switch 
current being lower, because the high ripple inherent to 
DICM operation gives a peak switch current, and 
hence a switch current rating, that is two to three times 
the fundamental line-current peak (see Figs. 2 and 3). 
This cannot be reduced by changing switching fre- 
quency, or component values, if DICM operation is to 
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Fig. 1 Power factor correction pueregulator, comprising two parallcl-connected single-switch three-phase boost converters for DICM interleaved operation 
be maintained. In contrast, the current ripple in contin- 
uous inductor-current mode (CICM) converters can be 
reduced to negligibly low levels by operating at very 
high ,fsw values. Even with the high current ripple, 
however, a worthwhile reduction in SUR is achievable 
using the three-phase single-switch circuit. 
t i m e , m s  
0.5r  
I 
20 
frequency, kHz 
Fig. 2 
stage converter operation, at fsw = 3kHz and D = 0.5 
Computedphase-a line-current waveform and spectrum for single- 
The advantages of the three-phase single-switch cir- 
cuit and its potential for cost-effective power-factor 
correction have been acknowledged in the past, and its 
analysis and operation have been developed a number 
of times since it was first proposed [3]. Most recently, a 
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rigorous analysis of harmonic suppression performance 
and complex data for component sizing have been pro- 
duced [4], and the small improvement in power-factor 
correction that is possible using a variable fsw control 
method, rather than a constant fsw method, has been 
examined [5].  However, one of the main disadvantages 
of single-switch three-phase circuits, the high level of 
peak-to-peak line-current ripple produced as a result of 
the DICM, has not previously been addressed in 
0.5 r 
0.341 
duty cycle 
Fig. 3 
duty cycle for constant f sw / f INE at 60 
Variation in normalised line-current fundamental, f1/fLlmax,,, with 
detail. In previous work, a second-order filter was sim- 
ply interposed between the AC supply and the con- 
verter. The component values required are significantly 
higher than in CICM converters (i.e. the six-switch 
type), assuming similar operating conditions, because 
line-current ripple and salient fsw related frequency 
components in the line current are more than an order 
of magnitude higher. An alternative way of addressing 
the ripple current problem is by operating multiple sin- 
gle-switch converters in parallel (see Fig. l), and phase- 
shifting switch conduction so that the composite line- 
current waveforms comprise the interleaved ripple of 
the N individual converters. Such interleaved operation 
has previously been adopted in single-phase DICM 
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preregulators [6] and multiple-converter active-filtering 
systems [7], and shown to have several benefits: 
(a) The composite-current-ripple fundamental frequency 
is multiplied by N .  
(b) The input current-ripple amplitude is generally 
reduced by a factor greater than N,  the exact value 
depending on the duty-cycle. 
(e) The switch silicon-area remains approximately con- 
stant because the line current is naturally shared 
equally between individual converters. 
(d) A reduction in the lowest Jsursideband amplitudes 
allows some increase in control loop bandwidth 
because lowpass filters for ripple-amplitude control 
may be placed at a higher frequency. 
The following analysis shows that these benefits may 
also be exploited in single-switch three-phase convert- 
ers. However, the direct parallel connection of three- 
phase converter outputs results in undesirable current 
circulation, and an additional boost-cell diode must 
first be added to each converter (see Db3 and Db4, Fig. 
1) to isolate boost-cell operation and thus make inter- 
leaved operation possible. 
2 Single-switch three-phase converter circuit 
For analysis, a typical sequence of intermediate states 
for one single-switch converter is first identified by con- 
sidering pulse-by-pulse circuit operation (see Figs. 4 
and 5). Approximate closed-form solutions are then 
developed for the state equations of these on the 
assumption that a high, even-integer, carrier-frequency 
ratio will be used (i.e. fSWIJLINE 2 50), which will nor- 
mally be the case for MOSFET and IGBT switches. 
Thus the full line-current spectrum of switching-fre- 
quency harmonics and sidebands, as well as line-fre- 
quency harmonics, may be computed, whereas previous 
analysis methods involving per-phase equivalent cir- 
cuits [3], part cycle-by-cycle analysis [4], or averaged 
circuit operation [5] ,  generally, only allowed JLINE 
related effects to be considered. 
a 
b 
circuits to model operation within 
a Switch Q is on and boost-diode Dh is off during DT,, period in Fig. 6n 
h Q is off and Db is on during period t,,., in Fig. 6a 
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a 
b 
Fig. 5 
a Q is off and D, is on during period tW2 in Fig. 6u 
b Both Q and D,, are off after I',"~, when all inductor currents reach zero 
Remainder of sequence of equivulent circuits starting in Fk. 4 
0.6 - 
-0.6 - 
t ime ,ms  
b 
Fig. 6 Characteristic current waveforms during a switching period for 
constant switchingyrequency and variable switchingfrequency control 
methods 
U Constant 
b Vdrkdbk 
The single-stage converter circuit used in Figs. 4 and 
5 comprises: a three-phase power-supply system mod- 
elled by sinusoidal sources vu to v,; a fast-recovery- 
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diode bridge-rectifier; boost-circuit components La to 
L,; switch Q; freewheel diode, D,; sufficient filter 
capacitance to maintain V ,  virtually constant; and an 
idealised load represented by RL. Throughout the anal- 
ysis, steady-state DICM circuit operation at a fixed 
duty cycle and high switching frequency is assumed, 
and the power semiconductor devices and passive reac- 
tive components are assumed lossless. 
During the conduction of Q, boost inductors La to L, 
are star connected across the balanced 3-phase supply 
(see Fig. 4a and period DTsw in Fig. 60). Conse- 
quently, line currents i, to ih simultaneously increase at 
a rate proportional to the instantaneous value of their 
respective phase voltage. Although the phase voltages 
vary sinusoidally, they may be assumed constant dur- 
ing a switching period because f s w  is far greater than 
fLrNE Hence, the inductor-current peaks at the instant 
of each Q turn-off are approximately proportional to 
their respective phase voltages, and follow three-phase 
sinusoidal envelopes provided the supply voltage is rel- 
atively undistorted (see Fig. 2). 
Given the balanced nature of the three-phase supply 
and fixed duty-cycle operation, a constant value of 
total energy is thus stored in the line inductors during 
each Q conduction period. Each time Q is turned off, 
the inductor currents commutate to Db and decay to 
zero since the output voltage is always higher than !he 
peak value of the line-to-line input voltage, e.g. Vab. 
During the complete transfer of stored energy to the 
RC load-cell (a prerequisite for DICM operation), 
three distinct regions of inductor-current decay are, 
generally, produced (see til to ti4 in Fig. 6a). A typical 
set of equivalent circuits used to model the inductor- 
reset periods is given in Figs. 4b and 5a. 
2. I Voltage conversion ratio 
The voltage conversion ratio M is defined by eqn. 1, 
where D is the switching duty cycle and VLL the input 
line-to-line voltage, and is determined by solving a line- 
inductor volt-second integral over an fsw period. This 
is best performed when one phase voltage is approxi- 
mately zero, say at ut = xI3 (i.e. at t = 3.33ms if fLrNE 
= 50Hz; see Fig. 7b), since only two line inductors and 
phase voltages need be considered. The same conver- 
sion ratio must then be obtained at other points in the 
fLINE period, during steady-state fixed duty-cycle opera- 
tion, because the energy transferred to C, from the 
three line inductors within each fsw period is constant, 
and the capacitance of Cd is usually chosen to give low 
output ripple and maintain the output voltage approxi- 
mately constant at V,: 
For DICM operation, the minimum permissible duty- 
cycle value D,,, is calculated using the maximum peak 
line voltage and minimum output voltage likely to be 
experienced during operation. 
2.2 L in e-curren t wa ve fo rms 
Converter line-current waveforms are generated from 
approximate solutions to sets of generalised state equa- 
tions. The coefficients of these depend on where opera- 
tion lies in a phase-a f L I N E  period. For any current-rise 
period at sampling instants t, in the fLINE period, 
Fig. 4a applies, and eqns. 2 and 3, alone, model circuit 
operation. Zero initial conditions apply for iLio as 
DICM operation prevails. 
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For tiO 5 t 5 t i l ,  
( 3 )  
duo V O  cd- = -- 
d t  RL 
k = a, b or c, depending on the phase under analysis, 
and the sampling instants t ,  (see Fig. 7 )  are given by t, 
= (i ~ 1 + DITsw with i = 1, 2, ..., p ,  where the switch- 
ing-pulse number p is j&&LINE. 
0.6 
0.2 
-0.2 
-0.6 
-1.0 
1.0 1.2 1.6 1.8 2.0 
-1.01 I I I I I 
3.0 3.2 3.L 3.6 3.8 L.0 
time, ms 
b 
Fig.7 Computed current waveforms about d4 (1.67ms) and d 3  
(3.33ms) in a 50Hz line-frequency peviod for constant switchingfrequency 
control 
a 6 6  
b xi3 
Peak inductor currents at the end of the switch con- 
duction time DTsw are approximated by eqn. 4. 
(4) 
assuming La = Lb = L, = L. When Q is turned off at 
til, the inductor currents freewheel through Db, and the 
RC load cell (Fig. 4b) and two periods of inductor cur- 
rent reset generally follow. Initially, all inductors are 
conducting. The first reset period, t,,,, (Fig. 60) ends 
when the smallest current reaches zero at tL2. During 
iIr1, eqns. 5 and 6 apply with initial condition zLk(tll). In 
eqn. 5 ,  a l k  is a coefficient whose value changes when 
the phase voltage with the lowest magnitude alters. 
This is necessary because a different inductor will then 
reset first and a modified set of equivalent circuits is 
required. six sets of a l k  values are required to com- 
pletely model circuit operation, and these are given in 
the Appendix (Section 8.3). 
For tLl 5 t 5 t12, 
(5) 
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The second reset period, tlr2, involves the two inductors 
still conducting (Fig. 5a), and persists until all currents 
have fallen to zero at tz3. Generalised state equations, 
eqns. 7 and 8, apply for tlr2. The coefficients a2k and X,' 
change 12 times throughout thefL,,, period as the rel- 
ative values of phase voltage and hence equivalent cir- 
cuits change. Values are also given in the Appendix 
(Section 8.3). 
For tI2 I t I tI3, 
For the remainder of T,, the inductor currents are 
zero, and eqn. 6, alone, describes operation. 
Approximate solutions may be generated for the gen- 
eralised state equations above and allow normalised 
inductor-current amplitudes and reset times to be cal- 
culated for switching instants throughout the j L I N E  
period. These are given in the Appendix (Section 8.2) 
for the first j L I N E  interval, 0 I wti I x16, and must be 
derived for other intervals to completely describe 
steady-state circuit operation over an f L I N E  period [8]. 
a 
c c 
P 
3 U
6 r 
b \  I 'SC 
-6  
-10 I I I I 
0 4 8 12 16 20 
time,ms 
b 
Fig. 8 Measured three-phase supply-voltage waveforms and filtered line- 
current waveforms at input of experimental two-stage interleaved converter 
U Measured three-phase waveforms 
b Filtered line-currenr waveforms 
A calculated line-current waveform is shown in 
Fig. 2 for fLINE and& values chosen to be 50Hz and 
3 kHz, respectively, for illustration, and this is 
expanded at x16 and x13 (i.e. 1.67ms and 3.33ms) in 
Figs. 7a and 7b. In passing through ~ 1 6 ,  the relative 
magnitudes of vu and v C  change (see Fig. Sa), leading to 
a change in the relative duration of L, and L, reset. 
Near the second point of interest, ~ 1 3 ,  v, passes 
through zero. Hence, with f s w  far greater than &NE, ic 
is approximately zero, and current waveforms are vir- 
tually determined by l,,, L,, v, and v,, alone. Since the 
line-to-line voltage v,b reaches a maximum at x13, the 
peaks and widths of the corresponding current pulses 
are also maximal. Therefore, operating conditions at 
this point are put into eqns. 1 and 4, to calculate the 
maximum inductance 1 hat is permissible to place opera- 
tion at the DTCMICTC'M boundary. 
2.3 Line-current frequency spectra 
The spectra of the normalised line-current waveforms, 
computed by the fast Fourier transform algorithm 
(Fig. 9) [9], show that low levels of fLINE harmonics 
remain. The observable residual low-order harmonics 
(i.e. 5th, 7th, l l th ,  etc.) arise because, unlike for the 
current-rise periods of the current pulses, the current- 
time areas associated with inductor reset are deter- 
mined by factors other than the phase voltages, and are 
not linearly dependent on phase voltage. Hence, they 
do not accurately follow a sinusoidal distribution, and 
nontriplen odd f L I N E  harmonics are thus introduced. 
frequency , kHz 
Fig.9 
line current iLo 
Computed fveguency spectrunl for  inductor La current und hence 
l0-'l 
1 0 - 2 1  I I I 
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 
Dor'(min) 
Fig. 10 Computed variution in lowest-order re.riduu1 line-current hav- 
monies with duty ratio for both constunt fsw control and variable fsw con- 
trol methods 
~ constant switching frequency 
_ _ _ _  variable switching frequency 
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The dominant fLINE-harmonic levels vary with duty 
cycle as shown in Fig. 10. Since these are virtually inde- 
pendent of fsw values above a certain value (i.e. fswl 
fLINE > 30) [SI, they limit the maximum improvement 
possible in power-factor correction and also power- 
converter capacity if the converter is required to com- 
ply with harmonic emission standards which set abso- 
lute limits. The fundamental fLINE currents are virtually 
in phase with the three-phase supply voltages, and 
hence the power-factor values, shown by the constant 
switching frequency graph in Fig. 11, arise due to line- 
current distortion alone. 
0.8- 
'3 - stag e 
4 
0.L  O . j I  
0.21 
0 
0.1 0.2 0.3 0.1 0.5 0.6 0.7 0.8 
duty cycle 
Fig. 11 Computed variation in input ower factor with duty cycle for 
single-stage, two-stage interleaved and t free-stage interleaved three-phase 
boost converters forfswJLINE = 60 
3 Variable switching frequency control 
The total RMS current associated with residual fLINE 
harmonics may be reduced somewhat by using varia- 
ble-frequency rather than constant-frequency control of 
the boost-cell switch, as proposed in [5] .  This involves 
controlling the converter switch to minimise the zero- 
current periods in the discontinuous line-current wave- 
forms (see Fig. 66). With this control method, the point 
at which all line currents reach zero is detected and 
used to start the next conduction period of Q. Since the 
blocking time of Q is dependent on the current reset 
times tlTl and tzv2, which vary over the fLINE period, the 
switching frequency of Q, i.e. ll(DTsw + tlrl + tlr2), 
now varies. The conduction duty cycle of Q also varies 
cyclically above a minimum value a,,, [SI. 
Line-current waveforms for variable-frequency con- 
trol may also be obtained, as previously described for 
constant fsw operation 181, to allow a more complete 
analysis of line-current spectra than in previously used 
methods [5].  The 5th and 7th residual harmonic levels 
and the input power factor have been computed from 
the unfiltered line currents and overlaid in Figs. 10 and 
12 for comparison with results for fixed fsw control. 
Although both the low-frequency fLINE and high-fre- 
quency fsw related spectral content changes, the 
improvement in power factor, especially at low duty 
cycle, arises largely because of less reduction in the fun- 
damental line-current amplitude. Reduction in the total 
RMS current associated with fLINE harmonics and f s w  
related components is less marked [SI. 
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0.2 
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 
[ m i n )  
Fi . I 2  
control methods 
fswifLINE = 60 for constant fsw control 
~ constant switching frequency 
~~~~ variable switching frequency 
Computed variation in power factor assuming no input filtering 
an ! normalised fundamental input current Iln(,.msj against duty cycle for 
4 interleaved operation of converters 
The high level of fsw related ripple in the line currents 
of the single-switch converter, in particular, produces a 
significant reduction in power factor. This is generally 
greater than twice the fundamental line-frequency 
amplitude (see Figs. 2 and 3) and more than an order 
of magnitude higher than that commonly found in 
CICM converters. The higher values of input-filter 
components required compromise the potential passive- 
component-volume and dynamic-response advantages 
of the discontinuous converter. With fixed fsw control, 
however, this problem may be virtually eliminated by 
parallel connecting two or more converters and inter- 
leaving their switching. Ripple cancellation by inter- 
leaving variable fsw waveforms gives less reliable 
results and hence the variable fsw method of control 
will not be considered further. The advantages of inter- 
leaved converter operation have previously been 
applied to single-phase power-factor preregulators with 
DICM [6] and CICM [7] operation, and to six-switch 
converters [lo], but not to three-phase single-switch 
converters. 
A two-stage parallel converter is given in Fig. 1. If 
the control pulses applied to the main switches are syn- 
chronous and optimally phase shifted by half an fsw 
period, the input and output ripple frequency is effec- 
tively doubled and the ripple amplitude is reduced by a 
factor greater than two (cf. Figs. 2 and 13). As well as 
alleviating the input and output filtering requirements, 
the line-inductor and output filter capacitor volume are 
reduced for a given output power because the total 
peak energy stored in the circuit inductance is halved. 
The reduced current-pulse amplitudes and increased 
ripple frequency in the composite output of the boost 
cells, also, reduce the excess required in the value and 
rating of the output filter capacitor, above that deter- 
mined by 6 fLINE ripple-current considerations alone. 
For N interleaved converters the optimal phase dif- 
ference between boost cells is 1/N times the f'w period 
[6], the peak energy stored in the 3N line-inductors is 
reduced by UN, and input and output current ripple 
frequency and amplitude are increased to N fsw and 
reduced below AIlN, respectively. In principle, con- 
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verter passive component volume or single-cell fsw may 
therefore be progressively reduced by increasing the 
number of interleaved cells (cf. Figs. 2, 13 and 14). 
0 . 1  
0.3 
0.2 
0.1 
0.6 
'- 
.. 
'. 
'. 
-05 t 
I 
-1.01 I I I I 
0 1 8 12 16 20 
0.5r time,ms 
0~ 
0 L 8 12 16 20 
frequency, kHz 
Fig. 13 Computed composite phase-a line-current waveform and spec- 
trum for interleaved two-stage converter operation, at f 3kHz and D 
= 0.5, showing ripple-frequency multiplication and ripp6%plitude reduc- 
tion 
I.Or 
0.6 1 
-o.6 t 
4.ot I I I I I 
0 1 8 12 16 20 
time,ms 
0.L 
0.3 
0.2 
0.1 
0 4  20 
0 1 8 12 16 
frequency, k Hz 
Fig. 14 Computed composite phase-a line-current waveform and spec- 
trum for interleaved our stage converter operation, at f 3kHz and D 
= 0.5, showing ripp&re&ency multiplication and r@p$%iplitude reduc- 
tion 
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4.1 Interleaved operation of parallel- 
connected converters 
In principle, any number of single-switch three-phase 
boost-converters may be connected for interleaved 
switching, provided one additional fast recovery diode 
per stage is added to prevent undesirable converter 
interaction, e.g. Db3 and Db4 in Fig. 1. For without 
these, when (Il is on, a proportion of forward current 
set up in L,, to LC1 may return through La2, Lb2  and 
Lt2, and vice versa when Q2 is on. 
Normalised line-curlrent waveforms and their fre- 
quency spectra are calculated for multiple interleaved 
switching converters, as previously outlined for the 
single-stage converter, and are shown in Figs. 13 and 
14. Comparing the normalised current waveforms and 
spectra for the two- and four-stage interleaved convert- 
ers with the single-stage converter shows not only the 
multiplication of effective ,fsw, but also the reduction in 
J&, related current. Principal current-ripple frequency 
components vary with duty cycle. The total ripple can- 
cellation effect and how it varies with duty cycle is best 
seen from the input power factor calculated from the 
unfiltered normalised line current (Fig. 1 1), since this 
takes into account all1 frequency components. Phase 
displacement of the fundamental line current is negligi- 
ble; as is the variation inf,, harmonic distortion with 
fsw,  once the carrier frequency ratio is above 30 [8]. 
Hence, the significant improvement in power factor 
seen is almost entirely due to the ripple cancellation 
resulting from interleaved converter operation. 
A less marked current ripple and thus power-factor 
improvement is obtained by adding more than two 
stages, although the potential to reduce filter and line- 
inductance volume or decrease the fundamental fsw 
remain because the ripple frequency to fsw ratio con- 
tinues to rise. The actual reduction in output-filter- 
capacitor high-frequency RMS current varies below l i  
N because of the change in composite ripple shape as 
well as its amplitude. Ad duty cycles likely to be used in 
practical 380-48OV three-phase systems, i.e. D s 0.5, 
the reduction is generally greater than l iN [8]. 
4.2 Converter con7ponent sizing 
The previous results apply at any power level because 
they are based on normalised waveforms. However, to 
verify them it is necessary to design converters to oper- 
ate at specific power levels. Different circuit operating 
conditions may be simulated using the previous analy- 
sis technique to produce relatively uncomplicated 
design data. For example, the maximum permissible 
line inductance is readily determined from the precalcu- 
lated graph of peak fundamental line current 4 nor- 
malised to a base of peak inductor current I,(,,,), 
shown in Fig. 3 and eqns. 1 and 4. The relationship 
between fl and fL(mux) remains virtually constant once 
the carrier-frequency ratio exceeds a certain value (e.g. 
fsswIJLINE 2 30 [SI). A single graph may, therefore, be 
used to find the maximum allowable line inductance to 
always give DICM operation. This considerably simpli- 
fies the determination of line inductance La to L, 
values over previously documented methods [3, 41. 
For single power-stage circuit design, the maximum 
duty cycle is obtained by using eqn. 1 with the mini- 
mum operating voltage-conversion ratio likely to be 
experienced. This fixes an abscissa on Fig. 3 and hence 
the fllfl(max) value. Converter power capacity sets 11, 
and hence the absolute value of IL(max), and Tsw is 
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fixed by the optimum switching frequency for the 
power-semiconductor technology used. The maximum 
value of L is then obtained by solving eqn. 4 at W t k  = 
d 3 ,  when vc is zero and a single period of inductor 
reset occurs (see Fig. 7b). 
Normalised circuit current waveforms may also be 
used to produce average and RMS current for the 
power semiconductors and other passive components, 
from which component current ratings and power dissi- 
pation may be determined [l 11. 
The design procedure and data are equally valid in 
the design of single-switch converters for parallel con- 
nection, since operation is similar except that total 
power capacity and peak inductor current are divided 
by N ,  and line inductance is multiplied by N. 
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phase voltage fos expesimenml single-stage converter 
a Inductor current 
b Line current and phase voltage 
Measured phase-a inductor current and filtered line current and 
5 Practical verification of analysis 
To validate analytical results and the design methods 
two single-switch three-phase boost converters were 
designed for connection and operation as in Fig. 1. 
Boost-cell components were set at La = Lb = L, = 
170pH, Cd = 200pF and RL = 60Q for DICM opera- 
tion under the following conditions: V, = 50V, V,  = 
245V, Po = 1 kW, fLINE = 50Hz and fsw = 20kHz. 
The experimental results obtained with these are 
somewhat marred by distortion and imbalance in the 
laboratory three-phase supply system used, although 
this does have the advantage of illustrating the system’s 
vulnerability to supply voltage distortion. Fig. 8a 
shows signals proportional to the synthesised 87V 
430 
three-phase supply voltages which were derived from a 
41 5V supply system using an isolation transformer and 
variac. 
Examination of the phase-a discontinuous line- 
current waveform iLa for a single-stage converter on a 
50 MHz analogue oscilloscope confirmed that operation 
is fully discontinuous and the system was properly 
designed. However, the iLa waveform included here in 
Fig. 15a was recorded on a digital oscilloscope, and the 
crest ripple and apparent incomplete current reset to 
zero, either side of the sinewave peak, results from the 
relatively low oscilloscope sampling rate. A second- 
order input filter effect with j i  = 5 kHz is provided by 
the transformer leakage inductance, and added line-to- 
line capacitance C’ removes the high-frequency current 
ripple while producing very little phase shift between 
line currents and phase voltages, as shown in Fig. 15b. 
The remaining odd line-frequency harmonics, mainly 
5th, are largely unaffected by the 5kHz lowpass filter, 
and their effect is apparent in the filtered line currents 
(see Fig. 156). Spectral analysis of the practical discon- 
tinuous line current gave frequency-component ampli- 
tudes which were in good agreement with the results 
predicted by computation [8]. 
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phase voltage for experimental two-stage interleaved converter 
a Inductor current 
b Line current and phase voltage 
Measured phase-a inductor current and filtered line current and 
5. I Practical results for interleaved operation 
For interleaved operation, the two single-stage circuits 
were parallel connected and operated open-loop into a 
resistive load. The constant duty cycle IGBT drives 
were phase shifted by fsw12. The composite phase-a 
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unfiltered and filtered line currents are shown in 
Fig. 16 and the three filtered line currents are given in 
Fig. 8b with the corresponding phase voltage wave- 
forms. The line current frequency spectra before and 
after interleaving are shown in Fig. 17 and confirm that 
artificial switching frequency multiplication and a high 
level of ripple reduction is indeed possible in practice. 
Comparing Figs. 17a and 17b shows that ripple fre- 
quency components at the fundamental converter 
switching frequency (i.e. -20kHz) are virtually elimi- 
nated, and, although converter power capacity has 
been doubled as shown by the factor of 2 increase in 
fundamental f L I N E  current, the residual he-current 
ripple at Nfsw (i.e. 40kHz) is low and comparable with 
levels found in CCCM converters. The frequency spec- 
tra for the filtered line currents, when expanded, reflect 
the imbalance in source voltages, impedances and con- 
verter per-phase circuits. In consequence, fundamental 
and harmonic line-current levels differ and low levels of 
third harmonic are introduced into line currents [8]. 
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U Single-stage converter 
b Two-stage interleaved converter 
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6 Conclusions 
By connecting a single-switch boost converter after a 
three-phase rectifier, and operating it in the DICM 
mode at constant switching frequency and duty cycle, 
pulsed line currents with an approximately sinusoidal 
average current may be naturally drawn from a three- 
phase supply. Control circuit requirements are rela- 
tively simple and, since the circuit employs small reac- 
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tive components, it is potentially capable of very fast 
response to changing operating conditions. The disad- 
vantages of the circuit include: the supply voltage dis- 
tortion has a direct influence on line-current distortion; 
residual fLINE harmonics cannot be reduced below a 
certain level by raising fsw or control-loop bandwidth, 
as is the case in principle with six-switch CICM power- 
factor correction prereg,ulators; the circuit draws pulsed 
line currents under a isinewave envelope greater than 
twice the fundamental current amplitude, necessitating 
heavy input filtering below fsw; and circuit analysis 
and design to ensure proper DICM operation under a 
range of operating conditions is difficult. 
Some of the disadvantages have been addressed here. 
A method of analysis is presented and verified which 
allows both j L / N E  and fsw components of the unfiltered 
line-current frequency spectra to be computed. As a 
result, the levels of residual fLriVE harmonics and fsw 
related components may both be studied to assess com- 
pliance with standards or to design input filters. Also, 
normalised design graphs have been produced to con- 
siderably simplify boost-cell inductor and capacitor 
selection for DICM operation. The problems associ- 
ated with switching iind drawing high line-current 
peaks have been addressed by devising a simple method 
of parallel connecting a number of boost stages and 
interleaving their switching. With interleaved convert- 
ers, an equivalent device silicon area is in principle 
required, and the main reactive-component volume 
associated with the boost-cell and input-filter reactive 
components is reduced. Also, good current sharing 
between converters is naturally obtained. 
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8 Appendixes 
8. I Switch utilisation ratio 
The switch utillsation ratio SUR, defined for inverter 
topologies in [12] and given by eqn. 9, is used here to 
estimate the relative silicon cost of power-factor correc- 
tion preregulator topologies: 
(9) 
(V4 1
QVTIT 
SUR = -
(VA),  is the converter volt-ampere capacity at the fun- 
damental line frequency fLINE, and V ,  and Z, are the 
theoretical peak voltage and current ratings, respec- 
tively, required by the q converter switches to achieve 
this, assuming idealised, 100% efficient, converter oper- 
ation. 
The power-factor correction preregulators incorporate 
boost-converter switching cells. Hence, converter out- 
put voltage V,  has a direct bearing on switch voltage 
rating, and the voltage-conversion ratio term A4 must 
be incorporated in V,  (see eqn. 10, where P is the peak 
fundamental line-neutral in single-phase systems and 
the peak fundamental line-to-line voltage in three-phase 
systems). Converter switch current rating I ,  is deter- 
mined by the peak controlled current, and, since cur- 
rent ripple increases this, a ripple term r may be 
incorporated in I ,  (see eqn. 11, where Is is the funda- 
mental input line current and AIs is the peak ripple 
magnitude above this): 
The relative SUR values for (i) the CICM, single- 
phase, power-factor correction preregulator based on 
the boost converter; (ii) CICM, three-phase, six-switch 
converter; and (iii) DICM, three-phase, single-switch 
converter are given in Table 1. In the CICM convert- 
ers, current ripple may, in principle, be rendered negli- 
gible by choosing a very highf,, value. Hence, a unity 
r value is used for CICM converters which gives the 
theoretical upper limit for SUR. In the DICM case, 
because current ripple is very high and is virtually inde- 
pendent of fsw above a certain fswifLINE ratio, it must 
be taken into account. The variation in current-ripple 
amplitude with duty cycle must also be considered. 
Normalised peak-current values for a range of D may 
be calculated from the data in Fig. 3, and are used to 
calculate the maximum achievable SUR over the duty- 
cycle range, 0.1 5 D I 0.8. 
Table 2: Coefficients for state eqn. 5 for different inter- 
vals of the fLINE period 
w t  O-x/3 ~13-2x13 2 ~ 1 3 3 ~  K-4x13 4x13-5x13 5x13-2~ 
ala 113 213 113 -113 -213 -113 
" l b  -213 -113 113 213 113 -113 
113 -113 -213 -113 113 213 
8.2 State equation solutions 
Normalisation bases: 
iLkn = iLkI!L weere iL = ( P I L ) D T ~ ,  assuming L~ = 
L, V = and k = a,  b or e. 
t, t I D T S ,  w = 2xfLINE 
During the first interval, 0 5 cot, < x16, the absolute 
value of phase voltage v, is the smallest and v b  is the 
highest, and Fig. 4a applies. During the switch on-time 
DTsTv, inductor currents increase to peak values given 
by eqns. 12-14, at rates determined by eqn. 2. The 
peak values occur at times tLl within the switching peri- 
ods (see Fig. 6a) and are given by eqns. 15-17. 
z L a n j t t l )  = sin(&,) t ,  = (2 - 1 + D)Tsw, z = 1,2,.  . , p  
(12) 
When the switch is turned off, the first inductor reset 
period, ti?,, starts, and the inductor currents decrease 
over til < t < t12 at rates given by eqn. 5 and the appro- 
priate coefficient values from Table 2. Eqns. 15-17 give 
these for the first interval of the f'INE period: 
(%>,,, = sin (utz - :) + 2M since CVlb = -213 
M (g),12 = sin (utl - $) - since ole = 1/3 
These apply until the lowest inductor current reaches 
zero; for example, see i, at tZ2 in Fig. 6a. This marks the 
end of the first inductor reset period, tirl. Now, putting 
eqns. 12 and 15 into eqn. 18 gives tZrln values for sam- 
pling instants within the first x16 interval of the line- 
current waveforms: 
Table 1: Relative SUR values for correction converters and data used in their evaluation 
Converter type 
Switch Switch 
rating rating 
Switch Power Current ripple 
4 (VA)T r 
number capacity voltage current factor SUR SU R/SU R 1 p~ 
VT IT 
CICM 1 Vsls d2 Vs M d2 Is 1 112 M 1 
Single-phase boost 
CICM 6 3V,Is d 6 V . M  ~'21.5 1 1/6(2Id3) M 0.29 
Six-switch three-phase 
DICM 1 3Vsls d6VsM d2rls 0.1d3s0.8 1 l(2ld3) .44 0.1 d 5 0 . 8  
Single-switch three-phase boost 2.76-2.04 0.63-0.85 
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Table 3: Coefficients for state eqn. 7 for different intervals of 
the fLINE period 
Ut O-d6 ~~/6-rc/3 ~ / 3 - ~ / 2  ~ / 2 - 2 ~ / 3  2~ l3 -5~16  5n/8-1~ 
~ 2 a  0 1 I2 1 I2 1 I2 112 0 
a2b -112 -112 -112 0 -112 1 I2 
a2c 112 0 0 -112 0 -112 
Xa 0 1 1 1 1 0 
x, -1 -1 -1 0 -1 0 
xc 1 0 0 -1 0 -1 
"2a  0 -112 -112 -112 -112 0 
a2b 112 1 I2 1 I2 0 0 -112 
qc -112 0 0 1 I2 1 I2 1 I2 
Xa 0 -1 -1 -1 -1 0 
xb 1 1 0 0 -1 
xc -1 0 0 1 1 1 
ut n-7x16 7x16-4x13 4xl3-3x/2 3xl2-5xl3 5x13-1 1x16 1 lxi6-2x 
sin w t i  
M sin w t ;  - - ,E? 
* tirln = - 
To determine the duration of the second inductor reset 
period, inductor currents iLhn(t12) and iLcn(ti2) are first 
estimated using eqns. 21-24: 
Similarly, 
+ ilcn(t22)=sin ut,- - +tzrln sin ut,-- - - ( ;"> [ ( 3 $1 
(24) 
At the end of t lrl ,  iLa is zero, and hence iLhn and iLcn are 
equal in magnitude but opposite in sign (see Figs. 5a 
and 6a). During the second inductor reset period, tlr2, 
iLbn and iLcn fall at the new rates given by eqn. 7 and 
the coefficients in Table 3. These are given for each 
phase in eqns. 25 and 26: 
To estimate tlv2n, phase4 inductor current, iLhn, is con- 
sidered further. At the end of tir2, iLhn falls to zero and 
eqn. 27 applies: 
Substituting eqns. 22 an'd 25 into eqn. 27 gives eqn. 28: 
Using eqn. 28, values for the second inductor reset 
period, tlr2n, may be estimated at any sampling instant 
within the first fLINE interval. Equations for all salient 
amplitudes and periods are now available, and solving 
these allows line-current waveforms and other circuit 
waveforms to be constructed for the first x/6 interval. 
To fully compute the line-current waveforms over an 
entire jI,INE period as shown in Fig. 2, 12 such sets of 
equations must be derived and solved [8]. 
8.3 Generalised state equation coefficients 
The values of coefficients a l k ,  a2k and x k  in the gener- 
alised state eqns. 10-16 are dependent on the interval 
in the jiINE period in which operation is taking place, 
as shown in Tables 2 and 3. 
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